Atty. Docket No. Serial No. IMPJ-0015 10/612,829 U.S. Department of Commerce Patent and Trademark Office Applicant: Scott A. Cooper Information Disclosure Statement by Applicant Group: 2819 Filed: 7/1/2003 (Use several sheets if necessary) U.S. Patent Documents Subclass Filing Date Class Name Document No. Date Init. Kelly 3,958,236 5/18/1976 Weedon 8/7/1979 4,163,947 8/9/1988 Chyun 4,763,105 4/3/1990 Ramet 4,914,440 4,962,380 10/9/1990 Meadows Miki et al. 11/6/1990 4,968,988 Delbruck et al. 3/24/1992 5,099,156 1/5/1993 Schanen et al. 5,177,697 9/7/1993 Jackson et al. 5,243,347 Lyon et al. 5,319,268 6/7/1994 Dingwall et al. 5,332,997 7/26/1994 Seligson 5,376,935 12/2/1994 5,666,118 9/9/1997 Gersbach 5,710,563 1/20/1998 Vu et al. 5,734,288 3/31/1998 Dolazza et al. Weedon et al. 5,757,219 5/26/1998 5,790,060 8/4/1998 Tesch 8/11/1998 Whittaker 5,793,231 Anderson et al. 5,825,317 10/20/1998 5,841,384 11/24/1998 Herman et al. **Foreign Documents** Translation Class Subclass Yes No Country Document No. Date Init.  $\overline{\mathbf{x}}$ 1/11/1989 EP 0 298 618 Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) Bastos, et al., "A 12-bit Intrinsic Accuracy High-Speed CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 33, No. 12, December 1998, pp. 1959-1969. Bugeja, et al., "A Self-Trimming 14-b 100-MS/s CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 35, No. 12, December 2000, pp. 1841-1852. Bugeja, et al., "A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance", IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pp. 1719-1732. Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, December 1989, pp. 1569-1575. Date Considered Examiner

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce				Atty. Docket No. IMPJ-0015			Serial No. 10/612,829		
Patent and Trademark Office				<del> </del>					
τ,	nformation Disclosure	Statement by	Innlicant	Applica	nt: Scott A.	Cooper			
1	mornianon Disclosure	кррпсант	Filed: 7	7/1/2003	Group: 2	Group: 2819			
	(Use several sh	)							
		1	U.S. Patent Docume	ents					
Init.	Document No.	Date	Name		Class	Subclass	Filing	Date	
1	5,870,044	2/9/1999	Dell'ova et al.						
- 1	5,870,048	2/9/1999	Kuo et al.						
	5,933,039	8/3/1999	Hui et al.						
	5,952,891	9/14/1999	Boundry						
	5,952,946	9-14/999	Kramer et al.						
A 1	5,955,980	9/21/1999	Hanna						
1.1.11	5,982,313	11/9/1999	Brooks et al.						
1-11	6,118,398	9/12/2000	Fisher et al.						
	6,130,632	10/10/2000	Opris						
V	6,137,431	10/24/2000	Lee et al.						
	6,169,503	1/2/2001	Wong						
	6,191,715	2/20/20001	Fowers						
	6,317,066	11/13/2001	Chiang						
	6,373,417	4/16/2002	Melanson						
	6,424,279	7/23/2002	Kim et al.					-	
	6,496,128	12/17/20002	Wiesbauer et al.						
	6,522,275	2/18/2003	May						
	6,570,518	5/27/2003	Riley et al.						
	6,573,853	6/3/2003	Mulder						
V	6,583,740	6/24/2003	Schofield et al.						
			Foreign Documen	te					
		<del></del>	z or organ z oceanion				Tran	slation	
Init.	Document No.	Date	Country		Class	Subclass	Yes	No	
							<u></u>		
	Other De	neumants (Inclu	ding Author, Title,	Date Pert	inent Pages	. etc.)			
1.6	Diorio, et al., "Ac	laptive CMOS: F	rom Biological Insp	oiration to S	systems-on-a	-Chip"; IEEE, \	/ol 90, N	lo. 3;	
J -	March 2002; pp 3	845-357. Floating-Gate Tr	rimmable High DAC	' in Standar	d 0 25 um C	MOS": Nonvole	atile		
2.6	Semiconductor M	lemory Worksho	p, Monterey, CA Au	igust 2001;	pp 46-47.				
1.1	Gray, et al., "Ana	lysis and Design	of Analog Integrate	d Circuits"	, Second Edi	ition, University	of Calif	ornia,	
7.1	Berkeley, 1984, p	loating-Gate Tri	mmed, 14-Bit, 250 N		l-to-Analog	Converter in Sta	ndard 0.	25 um	
7.6	CMOS", Impiri)	2002 Symposium	n on VLSI Circuits,	Honolulu H	II: pp 328-33	31. NOY	minin	<u> </u>	
Examiner	Will Var	Mu			Date Cons	$\psi \psi / \ell$	109	<del>,</del> .	
<del></del> -	- 1811/1/ XMI					<del></del>	<del>-/-</del> /		

Form PTC (Rev. 2-32		9 U.S. Department of Commerce Patent and Trademark Office			Atty. Docket No. IMPJ-0015			Serial No. 10/612,829		
					Applicant: Scott A. Cooper					
Information Disclosure Statement by Applicant				присапт	Filed: 7	/1/2003	Group: 2	Group: 2819		
(Use several sheets if necessary)										
			τ	J.S. Patent Docume	nts					
Init.		Document No.	Date	Name		Class	Subclass	Filing	Date	
J.L		6,587,061	7/1/2003	Petrofsky				ļ		
7.5		6,664,909	12/16/2003	Hyde et al.			ļ <u> </u>		<del></del>	
					<del>\</del>				$\overline{}$	
					<del></del>			<del>                                     </del>		
				/	$\overline{}$	<del></del>		//		
				<u> </u>		<del>\</del>	<del>                                     </del>	<del>/</del>		
<del> </del>			/_					<del>                                     </del>		
			/			<del>\</del>	<del>  /                                   </del>	<u> </u>		
<u> </u>		<b></b>			<del></del>	<del>                                     </del>		1		
			$\overline{}$			7				
			-					<del> </del>		
			·							
						<i>-</i>				
					$\searrow$		<u> </u>			
	· <del>-</del>			Foreign Document	•					
		<del></del>	- <del></del>	Poreign Document	<u>.                                    </u>				slation	
Init.		Document No.	Date	Country .		Class	Subclass	Yes	No	
							<u> </u>			
		Other Door	ments Anchy	ding Author, Title, l	Date. Pert	inent Pages. e	tc.)			
	Ι	Tille, et al., "A 1.8-\	/ MOSFET-C	nly Σ Δ Modulator	Using Sub	strate Biased D	epletion-Mod	e MOS		
J.6	•	Capacitors in Series	Compensation	n", IEEE, Journal of	Solid-State	Circuits, Vol.	36, No. 7, Jul	y 2001,	pp.	
<del></del>	ļ	1041-1046. Van der Plas, et al.,	"A 14-bit Inst	rinsic Accuracy $O^2 R$	andom Wa	ilk CMOS DA	C", IEEE Jour	nal of Sc	olid-	
JZ	<b>'</b>	State Circuits Vol 3	14 No 12 De	cember 1999, pp. 17	08-1718.					
J.L		Vittoz, "Dynamic A 145-170.	nalog Techni	ques", Design of MC Krawa	OS VLSI (	ircuits for Te	iecommunicat	10ns, 19	o <i>o</i> , pp.	
	<del>-</del> -	Vittoz, "Dynamic A	nalog Techniq	ues", Design of Ana	log-Digital	VLSI Circuits	for Telecomr	nunicati	ons	
J.L	<u> </u>	and Signal Processin	g. Chapter 4.	1994, pp. 97-124.	mont	h un Kno	gw M			
T.1	·	Vittoz, "Analog-Digital Conversion Techniques for Telecommunications Applications", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 9, 1994, pp. 289-315.								
7.1	T .	Vittoz, "Delta-Sigma Data Converters", Design of Analog-Digital VLSI Circuits for Telecommunications								
Examiner		and Signal Processing Chapter 10, 1994, pp. 317-339.  Date Considered								
Lammer			CULLIN	,			04/1	5 /V>		